LWI

assembly

[
  "lwi [SrcL, simm], ->{t, u, Rd}"
]

block

[]

catalog_indices

[
  350
]

catalog_records

[
  {
    "agu": {
      "action": "Load",
      "address_kind": "Immediate",
      "offset_scale": 2,
      "prefetch_returns_address": false,
      "signed_load": true,
      "size_bytes": 4,
      "update_mode": "None"
    },
    "asm": "lwi [SrcL, simm], ->{t, u, Rd}",
    "constraints": [],
    "encoding": [
      {
        "index": 0,
        "mask": "0x0000707f",
        "match": "0x00002019",
        "width_bits": 32
      }
    ],
    "encoding_kind": "L32",
    "fields": [
      {
        "name": "RegDst",
        "pieces": [
          {
            "instruction_lsb": 7,
            "value_lsb": 0,
            "width": 5
          }
        ],
        "signedness": "encoding-defined",
        "width": 5
      },
      {
        "name": "SrcL",
        "pieces": [
          {
            "instruction_lsb": 15,
            "value_lsb": 0,
            "width": 5
          }
        ],
        "signedness": "encoding-defined",
        "width": 5
      },
      {
        "name": "simm12",
        "pieces": [
          {
            "instruction_lsb": 20,
            "value_lsb": 0,
            "width": 12
          }
        ],
        "signedness": "signed",
        "width": 12
      }
    ],
    "form_id": "lwi_32_7085c98058fa",
    "length_bits": 32,
    "mnemonic": "LWI",
    "semantic_family": "AGU",
    "semantic_group": "LDA/BASE_IMM",
    "semantic_handler": "ExecuteScalarLoad",
    "semantic_summary": "LWI snapshots its scalar sources, forms its encoded address, and loads one aligned little-endian 4-byte value.",
    "status": "accepted"
  }
]

classification

[
  "agu"
]

contract

{
  "block_composition": [
    "none"
  ],
  "canonical_assembly": [
    "lwi [SrcL, simm], ->{t, u, Rd}"
  ],
  "defaults": [
    "Every displayed operand field is encoded explicitly; encoded zero is a value and never denotes omission."
  ],
  "encoding_class": "standalone-encoded",
  "examples": [
    "lwi [SrcL, simm], ->{t, u, Rd}"
  ],
  "exceptions": [
    "A fixed-bit mismatch, reserved field value, or unavailable selected T/U source raises Fault_IllegalInstruction before instruction effects.",
    "A misaligned 4-byte address raises Fault_DataAlignment before translation or permission. A later permission or bounded-memory failure raises Fault_DataPage at the original address.",
    "A fault emits no successful memory event, performs no partial memory or destination effect, preserves pending writeback, and leaves TPC at the faulting instruction.",
    "Recovery performs a full reissue: every address, source snapshot, preflight, memory operation, and destination is recomputed with no retained progress."
  ],
  "field_contracts": {},
  "field_zero_meanings": {
    "RegDst": "Encoded zero discards this result without suppressing the instruction's other effects.",
    "SrcL": "Encoded zero reads the architectural zero GPR.",
    "simm12": "Encoded zero supplies a zero displacement; it does not denote omission."
  },
  "legality": [
    "Every encoded Reg5 source uses the complete domain: codes 0..23 select absolute GPRs, codes 24..27 select T#1..T#4, and codes 28..31 select U#1..U#4 without consumption.",
    "Every Reg5 destination is assigned: codes 1..23 write GPRs, code 30 pushes U, code 31 pushes T, and codes 0 and 24..29 discard only that result.",
    "simm12 assigns every signed 12-bit value -2048..2047; the encoded byte displacement is that value multiplied by 4.",
    "Each memory address must be aligned to the 4-byte access size; a 4-byte access is the complete transfer unit."
  ],
  "memory_effects": [
    "After complete preflight, perform one little-endian 4-byte load and record one relaxed load event.",
    "The load preserves memory and reservation state."
  ],
  "operands": [
    {
      "field": "RegDst",
      "role": "Reg5 loaded-value destination or discard"
    },
    {
      "field": "SrcL",
      "role": "Reg5 address-base source"
    },
    {
      "field": "simm12",
      "role": "signed address displacement"
    }
  ],
  "ordering": [
    "Snapshot all explicit and implicit scalar sources before destination or memory effects; duplicate and source/destination aliases observe pre-instruction values.",
    "Complete the relaxed 4-byte memory operation, publish any result or writeback, and then advance TPC."
  ],
  "standalone_opcode": true,
  "state_effects": [
    "Sign-extend simm12, multiply it by 4, and add it modulo 2^PTO_XLEN to the SrcL base.",
    "After a successful 4-byte load, sign-extend the loaded value to PTO_XLEN and publish it through the destination.",
    "Successful execution advances TPC by 4 bytes; a rejected or faulting attempt does not retire."
  ]
}

depends_on

[
  "PTO-BLOCK-MODEL-SCHEMA-PROFILE-ENCODING"
]

id

PTO-SCALAR-LWI

mnemonic

LWI

summary

LWI snapshots its scalar sources, forms its encoded address, and loads one aligned little-endian 4-byte value.

surface

scalar

{
  "classification": [
    "agu"
  ],
  "documentation": "docs/scalar/agu/LWI.md",
  "id": "PTO-SCALAR-LWI",
  "instruction_contract": {
    "artifact": "spec/evidence/instruction-contract-closure.json",
    "mnemonic": "LWI",
    "ndf_clause": "PTO-INST-SCALAR-LWI"
  },
  "mnemonic": "LWI",
  "readiness_subjects": [
    "ADR-0029",
    "ADR-0059"
  ],
  "semantic_tests": [
    "PTO-AVS-AGU-LWI-ALIAS-001",
    "PTO-AVS-AGU-LWI-BOUND-001",
    "PTO-AVS-AGU-LWI-EXEC-001",
    "PTO-AVS-AGU-LWI-FAULT-001"
  ],
  "source": "asl/scalar/agu/LWI.asl",
  "surface": "scalar",
  "tests": [
    "PTO-AVS-AGU-LWI-ALIAS-001",
    "PTO-AVS-AGU-LWI-BOUND-001",
    "PTO-AVS-AGU-LWI-EXEC-001",
    "PTO-AVS-AGU-LWI-FAULT-001",
    "PTO-AVS-SCALAR-LWI-DECODE-001"
  ]
}